Atropos

Precision Sampling Rate Generation and Triggering Controls with High Precision Reference

Overview

Atropos is an XMC I/O module with precision, low-noise clock generation and distribution for data acquisition and communications timing applications. The module has four output clocks and four output triggers as well as a clock/reference input and a trigger input.

Key Features

4x single-ended clock outputs

Low noise:

135 fs RMS jitter -160 dBc/Hz noise floor (fc=100 MHz)

Programmable 70.06 to 3080 MHz range

Block Diagram, Data Sheet and Product Details

Want More Details?

Request the Hardware Reference Guide (HRG)

The HRG gives you much more detail about the card such as block diagrams, tables and descriptions.

Features

  • Clock generation and distribution
  • Four single-ended clock outputs*
  • External clock/reference input
  • Low noise: 135 fs RMS jitter -160 dBc/Hz noise floor (fc=100 MHz)
  • Programmable 70.06 to 3080 MHz range
  • Onboard 10 MHz, 250 ppb oscilltor or external frequency reference
  • Four single-ended trigger outputs
  • Supports J16 triggers and local bus
  • External trigger input
  • XMC Module (75×150 mm)
  • PCI Express (VITA 42.3)

Applications

  • Sample clock generation for high speed data acquisition applications
  • Sample clock generation for multi-channel systems
  • Synchronization for distributed systems
  • Timing Generation

Software

  • Windows/Linux Drivers
  • C++ Host Tools

Atropos is an XMC I/O module with precision, low-noise clock generation and distribution for data acquisition and communications timing applications.

The module has four output clocks and four output triggers as well as a clock/reference input and a trigger input. The Atropos can also act as a system timing card in multi-board XMC, FMC or PCIe -based systems, providing the reference clock, sample clocks and triggering.

In the sample clock generation mode, Atropos can generate clocks from 70.06 to 3080 MHz. All clock outputs may be referenced to an on-card 280 ppb temperature-compensated oscillator, or an external clock input.

The PLL circuit is fully programmable, providing extremely low noise clocks with 135 fs RMS jitter, -160 dBc/Hz noise floor (fc=100 MHz). The output clocks are phase aligned to within 100 ps. Each output clock is a 1 to 32 subdivision of the external clock or second-stage PLL, which may programmatically operate in either the 2370-2630 or 2920-3080 MHz range.

Windows and Linux applications are provided that are used to configure and control all Atropos features. Software tools for host development include C++ libraries and drivers for Windows and Linux.

* Differential version available with two clock and two trigger outputs

Interested in Pricing or More Information?

Our technical sales team is ready to provide availability and configuration information, or answer your technical questions.